Modeling power distribution in SoCs is becoming increasingly important at each new node and in 3D-ICs, where tolerances involving power are much tighter and any mistake can cause functional failures.

Developers using FPGAs to meet satellite system payload and throughput requirements can speed designs by prototyping with space-qualified devices rather than commercial off-the-shelf silicon.